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I. INTRODUCTION
T HIS WORK is part of a project called HESCAP, which aims to build a stabilized supercapacitor bank (HESCAP Module) that will allow simple connections between modules in order to meet power, energy, voltage, and current requirements for end-user application. Hence, the module should permit parallel and series connections with other modules (see Fig. 1 ).
Each module is composed of a supercapacitor stack with a balancing system and a dc-dc converter as an output stage, which means that although the cell voltage varies, the output voltage remains constant. The system will be bidirectional in order to allow the charge and discharge processes of the supercapacitor stack. The stack voltage in each module will be less than 50 V, and the output will be around 200 V. The minimum voltage of the stack will be 25 V; thus, the maximum voltage conversion ratio (M MAX = V OUT /V INmin = 200 V/25 V) is 8.
Several topologies exist for the required converter [1] - [3] . The simplest is a half-bridge with bidirectional switches [see Fig. 2(a) ]. This circuit works as a boost when discharging the supercapacitors and as a buck in the charging process. It has the advantage of being simple and involving few components, Fig. 1 . HESCAP system. It is composed of several HESCAP modules that are connected in a series or parallel topology. Modules communicate with a central unit to control the output levels. Here, the parallel connection is shown. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
but it cannot be used when the required M MAX is high. In this case, the power loss increases, and this affects the voltage conversion ratio, i.e., M = V OUT /V IN , by reducing the voltage output. An expression, which shows M for the half-bridge, which only takes into account the losses due to the inductor series resistance, is in
where rs is the inductance series resistance, D is the duty cycle, R is the load, and HB means half-bridge. The expression is obtained for a continuous operation mode (meaning there is always a current flowing through the inductor) [4] . Note that when the duty cycle is high, the loss factor reduces the M HB value. Therefore, this configuration is not recommended for a M HB higher than 4 when the load resistance is low (high current) [5] . Fig. 2(b) shows an overall schematic of a converter with a transformer. This converter allows a high M to be attained by using the turns ratio of the transformer [6] . The converter has a filter that defines the converter type. There are several converters with this topology; some examples are dual active bridges and parallel, series, and series-parallel resonant converters [7] , [8] . Where these topologies differ is in the filter stage. In Fig. 2(b) , the filter is a series LC circuit, and with the magnetizing inductance of the transformer, it acts as an LLC resonant circuit in the high to low side direction. In the other direction, the circuit works as a series-resonant topology. Both modes achieve soft-switching commutations, thus reducing the switching losses [9] . This means that the circuit can be used at a higher frequency, which reduces the size of the magnetic components. The converter in Fig. 2(b) is the one implemented in this paper to test the rectifier/inverter.
Because the efficiency of the whole converter depends on the power losses in each stage of the converter, each stage should be optimized. The objective of this paper is to show a comprehensive analysis of the modified center-tab rectifier proposed by [10] . As the rectifier is in a bidirectional dc-dc converter, it should work in both directions. Therefore, the analysis presented here includes the rectifier and the inverter behavior. In the next section, a design method is proposed, followed by a comparison of several rectifiers in order to select the most suitable circuit for the dc-dc converter that can be applied to a supercapacitor stack.
This dc-dc converter is useful in applications not only where a high M is required but also where a high current is required in the low-side port. Thus, the converter fits well in supercapacitor applications when not many supercapacitors are used. Low voltage and high current exist in the port attached to the supercapacitors, and the high-voltage port is connected to a high-voltage dc line in order to share energy, for example, with batteries.
II. DC-DC CONVERTER DESIGN
The dc-dc converter, as shown in Fig. 2(b) , is applied to a system where one port is at a fixed voltage of 200 V (HV: high-voltage side) and the other port has a variable voltage in the range of 25-50 V (LV: low-voltage side). The circuit works from the high voltage to the low voltage by using an LLC topology, and it works in the other direction by using a series resonant converter (SRC) [11] - [14] . The SRC is a stepdown converter, and the voltage increase is achieved by using the turns ratio of a transformer n. It is possible to define a normalized conversion ratio m without considering the turns ratio of the transformer. This means that, for the SRC, m SRC = V out /V in · 1/n. The circuit working from the LV side to the HV side has a maximum normalized m SRC_MAX below 1. In order to reach the high-side output voltage (200 V) at the minimum input voltage (25 V), the converter requires a transformer with a turns ratio higher than 8; thus, a turns ratio of 8.5 has been selected to achieve an M = 8. Working in the other direction, from the HV side to the LV side, the converter should have an m LLC = V in /V out · n. Thus, m LLC_MAX should be 2.1 at V in = 50 V. This step-up process is performed by the LLC operation [15] , [16] .
The series resonant frequency has been set at 38 kHz; this is because the SRC has a wide working frequency if the load and the input voltage vary. For this particular application, under normal conditions, the load is between 8 and 100 Ω, and thus, the frequency sweep is between 38 and 400 kHz. Once the series frequency has been selected, the parallel frequency should be chosen in order to achieve the maximum step-up value (2.1) at the maximum load (8 Ω) . This frequency should be 18 kHz and a magnetizing inductance of 100 μH for the resonant tank values. The resonant circuit is placed between the HV side and the transformer, as shown in Fig. 2(b) . The switches are implemented by MOSFETs.
The transformer, which is capable of transferring up to 10 kW, is a planar transformer with one primary and four secondary windings. The four secondary windings have the same number of turns, and their purpose is to distribute the high current from the LV side (around 100-A RMS) among themselves. The transformer can be connected like a normal transformer by using the four secondary windings in parallel or in a center-tab or dual center-tab topology. For this reason, the measurements taken and presented here in order to compare different topologies are based on this transformer The model of the transformer was obtained by means of the open-and shortcircuit tests. In addition, small-signal impedance measurements with a frequency sweep were taken in order to obtain the transformer's inductances and the losses. Table I lists the model's parameters.
As previously mentioned, the converter is bidirectional in order to charge and discharge supercapacitors. The load in Fig. 2 (b) is replaced by a supercapacitor array of 50 V/100 F, and the HV side can be a resistor (discharge mode) or a source (charge mode).
The control of the converter is based on a voltage-controlled oscillator (VCO) fed by an analog output signal from the digital signal processor (DSP). This way, the frequency of the converter can be controlled in order to obtain a constant current in the charging profile or a constant output voltage in the discharging profile. The DSP senses the low-side current and the output voltage and then uses a digital type-2 controller [4] in order to feed the VCO. The dc-dc converter consists of two inverter/rectifier circuits and a resonant circuit with a transformer between them (the specifications for the resonant circuit and the transformer are detailed in Table I ). The rectifier receives a current signal governed by the resonant circuit.
Several inverter/rectifier circuits exist, namely, half-wave rectifier (HWR), full-wave rectifier (FWR), center-tab rectifier (CTR), etc. [12] . The CTR, as shown in Fig. 3 , has the benefits of the HWR (e.g., it uses only one diode to rectify the current), but it requires a larger transformer (two windings). In addition, the windings are not exactly the same due to practical considerations; thus, a voltage transient spike appears in diodes when the system commutates. This spike [17] is the result of the energy accumulated in the leakage inductance that discharges on the diode capacitance.
The modified center-tab rectifier (MCTR) has certain advantages over the previous configuration [see Fig. 4(a) ]. First, the current in each winding is different from the current in the diodes. If the capacitors are correctly selected, the current in each winding only has a dc value and the first harmonic, which means lower power losses due to the reduction in the harmonic current. In the diodes, the current waveforms are the same as described for the CTR. The windings are always attached to a capacitor-diode clamp, and thus, voltage spikes are reduced.
There are other complex rectifiers [18] , [19] , but generally, they require more components in series. Therefore, in order to reduce losses and volume, the dc-dc converter in Fig. 4 (a) was developed, an MCTR was selected for the low-voltage side inverter/rectifier, and a full-bridge topology was selected for the high-voltage side inverter/rectifier. 
III. MCTR ANALYSIS AND DESIGN
The analysis presented here consists of separating the whole circuit into two different circuits, namely, the fundamental circuit, which corresponds to the fundamental frequency, and the harmonic circuit, for the dc and higher harmonics. The entire resonant converter, using the circuit as a rectifier, is shown in Fig. 4(a) . This circuit is the same as the one in Fig. 2(b) , but it is reorganized in order to show the rectifier clearly. It can be observed that the harmonics are even only because of the symmetry of the rectifier. Fig. 4(b) shows the circuit for the fundamental frequency, where the diode is represented by a resistor r D . It can be seen that, if V W s1 and V W s2 are equal, the C aux current is zero. Therefore, no distortion is produced in the circuit at the fundamental frequency. In addition, if the circuit is symmetric, there is no output current at the fundamental circuit.
The diode produces the harmonics. Thus, by considering an HWR, the diode current can be expressed in the Fourier series as
For the fundamental frequency, the C aux current and the output current are
The circuit for the dc and the harmonics are shown in Fig. 4(c) . In this circuit, the diodes are replaced by current generators because they are the elements that produce the harmonics. This current can flow through the secondary windings and through C aux . By selecting the proper value of C aux , the circuit can act as a current filter that reduces the harmonic quantity in the windings, thus reducing the power loss.
In analyzing the harmonic circuit in Fig. 4(c) , a transfer function between the winding and the diode current can be obtained. The theoretical analysis was based on the following assumptions.
• The transformer has a magnetic inductance L m coupled with L 1 and L 2 , which are the secondary winding inductances. into account in the model. The analysis is focused on the second harmonic of the winding current, but it can be carried out on higher harmonics. The theoretical current ratio between the winding and the diode for the second harmonic circuit is
where
For design purposes, the transference in (4) is too complex; thus, simplifications should be made. The first one is to consider that the winding inductances are equal, i.e., L 1 = L 2 ; thus, (4) is reduced to a third-order s-function. At low frequencies, the transfer ratio is unitary. As the frequency increases, the transfer function values fall to (τ A − τ 0 )/(τ A + τ 0 ). This is important for the design when the converter operates below the resonant frequency.
If the frequency increases further, the transfer function can be simplified by ignoring the constant term, resulting in
This is the expression of a second-order low-pass filter, with the cutoff frequency at
Frequencies above this cutoff frequency will be strongly attenuated.
Summarizing the C aux analysis, the second harmonic circuit presents three different behaviors, or cases.
1) For frequencies lower than ω f , the circuit acts as an attenuator with a constant ratio defined as
The diode current is divided, and
indicates the fraction that flows through the winding. 2) For frequencies higher than ω f , the circuit acts as a second-order low-pass filter. The attenuator factor depends on the frequency, with a −40-dB/dec slope. Almost all the current flows through C aux . 3) For frequencies close to the resonant frequency, the circuit follows (4). The currents through the capacitor and the inductor can be higher than the harmonic current produced by the diode, which is a situation that should be avoided. Fig. 5 shows the transfer ratio between the winding and the diode current, and the three cases can be seen.
The design of this stage is similar to the traditional center-tab rectifier/inverter, but it adds the selection of the correct value for the auxiliary capacitor, i.e., C aux . The MOSFET/diodes should have a reverse voltage that is greater than twice the output voltage due to the voltage spikes in the transitions. As shown in Section VI, a reverse voltage three times greater than the output voltage should be correct. The maximum current in each MOSFET/diode occurs when the converter works at the minimum load and the maximum output voltage. This happens at the parallel resonant frequency; thus, the current is sinusoidal. The ratio between the maximum current value and the output current value is 1.57; thus, for currents up to 100 A, the MOSFETs should withstand at least 160 A.
The main function of C aux is to clamp the middle point of the windings, but it also contributes to the output voltage ripple reduction. The choice of the proper C aux capacitor should be made based on the operation mode.
For the above-resonance operation mode, two mechanisms produce the harmonic winding current reduction: the minimization of the numerator in (5) and the cutoff frequency. Therefore, it is not necessary to have C aux = C 0 if the second harmonic frequency is always above ω f . However, if it is not, when the second harmonic frequency is equal to ω f , an overcurrent can occur, which increases the power losses. The circuit at the second harmonic will work like in case 2. The capacitance can be selected based on the minimum attenuation factor of the second harmonic of the winding current. This minimum occurs at the minimum frequency of the above-resonance operation mode: If ω f is considered as the minimum, the second harmonic is twice this frequency. Hence, using (5), an expression that approximates the minimum capacitance value is expressed in
where A T is the minimum attenuation factor. This expression is useful for the design. However, the capacitance value is not enough to select the appropriate capacitor. It also requires its maximum voltage and its RMS current. The capacitor voltage is the rectifier output voltage. The RMS current should be mainly the second harmonic current. Hence, it can be estimated using (4) or (5), the diode/MOSFET current, and remembering that i Caux = i D1 − i W 1 . As a second alternative, it can be determined via simulation. For the below-resonance operation mode, C aux should be close to the C 0 value in order to minimize the numerator in (5), meaning that most of the diode current therefore flows through C aux . In this case, some important issues should be taken into account. First, the attenuation factor is (τ A − τ 0 )/(τ A + τ 0 ). Second, if the working frequency reaches ω f /2 so that the second harmonic will be at the resonant frequency, then an increase in the current is possible (case 3). This effect is not desired because it involves an increase in losses and a possible destruction of C aux . Thus, if the system works below the resonant frequency, it is important to select C aux = C 0 .
The C aux does not increase the volume of the converter because, if the system works above resonance, small C aux capacitance is sufficient; when the system works below resonance, the output bulk capacitor can be split in two, i.e., C o and C aux . As can be seen in the proposed theoretical model, the capacitors work in parallel at low frequencies, and no capacitance should be added.
As previously mentioned, this topology reduces the voltage spike at the transitions between the ON-and OFF-states because it can close the circuit of the leakage inductance with C aux . The circuit in Fig. 4(a) can be used to analyze the spike reduction. In this circuit, when D 1 is turned off, the parallel capacitance is charged via W s1, and if C aux is not attached, the leakage inductance with the parallel capacitance of the D 1 will oscillate, and the voltage spike can reach values as high as four times the output voltage. However, if C aux is attached, the oscillations are reduced because of the new current path, i.e., C aux + D 2 , around the leakage inductance. The new oscillation frequency is ω spike_with_Caux = [L ds · (C aux + C ds )] −1 , which is much lower than without C aux , i.e., ω spike_without_Caux = (L ds · C ds ) −1 , where C ds is the output capacitance of the switches. The frequency reduction allows the circuit to have a working frequency below the ω spike_with_Caux ; thus, the high peak voltage cannot be reached during an off time. This is the working principle of the voltage spike reduction at the transitions of the switches. At high frequencies (above resonance), the spikes are reduced but not eliminated because of the parasitic elements of C aux , namely, the equivalent series inductance and the equivalent series resistance (ESL and ESR, respectively). If a diode reverse voltage is not sufficiently reduced with this technique, an RC snubber should be used [20] , [21] . In the ideal case where there are no spikes, the ratio between the diode reverse voltage and the output voltage is 2. In the prototype, the maximum is 2.6. Thus, the snubber is not required for this application, and it should be only used if the maximum reverse voltage is close to the absolute ratings. Because the snubber circuit should be effective at the maximum output voltage and it should not have reduced losses at high-frequency operation, it is not easy to design; this is a major disadvantage of the RC snubber. The effects of the transformer second harmonic reduction and the reverse diode voltage reduction increase the efficiency of the converter, as can be seen in the efficiency measurements. 
IV. SIMULATIONS
Simulations were run for two reasons. The first was to verify the proposed analytical model and the design procedure. The second was to analyze the effects of C aux in the diode reverse voltage. Fig. 5 shows the results of simulating the second harmonic circuit in a frequency sweep analysis. The simplified theoretical model and measurements are also presented. It can be seen that the theoretical model, simulations, and measurements converge. The circuit chosen is the one in Fig. 4(a) , and in addition to having the parameters listed in Table I , other parameters are R L = 1.14 Ω, C 0 = 80 μF, and different values of C aux .
Using this simulation and the experimental data described in Section VI, (7) can be verified. For instance, by maintaining the circuit values in Table I , where C aux = 1 μF, the second harmonic current has a minimum attenuator factor of 17 dB when using (7) at 300 kHz, which is close to the values obtained in simulations and measurements.
As the result of a second simulation, the effect of the C aux in the reverse diode voltage (measurements of this voltage will be presented in Section VI) is shown in Fig. 6 , along with the spikes due to the leakage inductance of the windings for the center-tab solution and the clamping effect for the MCTR. Simulation results were obtained using the manufacturers' SPICE models for the semiconductors and capacitors and the extracted model of the transformer.
A third analysis was done to compare the different rectifier types under study at the nominal power. Table II shows simulation and experimental data for the different converters, where the advantages of using the modified rectifier, as compared with the full-bridge and common center-tab rectifiers, are shown at maximum output power. This analysis was performed using the converter in the high to low voltage direction. The functionality in the other direction is nearly the same. The low-voltage side rectifier/inverter, which is a modified center-tab circuit [see Fig. 2(b) ], generates the voltage square wave. The current waveform is almost sinusoidal because of the filter, which is reflected from the high-voltage side to the low-voltage side of the transformer. Then, an FWR is applied in the transformer high-voltage port. The current is 8.5 times lower, and the voltage is 8.5 times higher than in the low-voltage side. Therefore, the full-bridge topology is preferable for obtaining the highvoltage dc output signal because the current is not high enough to necessitate replacing this rectifier with the CTR. Efficiency measurements are presented in Section VI.
V. PROTOTYPE
The prototype consists of a dual MCTR in order to fulfill the high current output requirement. The whole circuit is shown in Fig. 2(b) . There are two parallel rectifier stages (only one is shown) that use a transformer with four windings, two per centertab rectifier/inverter [22] . Each rectifier/inverter is made up of a pair of IRFP4668 MOSFETs, meaning four MOSFETs are required. They have a maximum voltage level of 150 V, whereas the maximum output voltage is 50 V. Each low-side rectifier/ inverter delivers 50 A to the load at the maximum output power.
In the inverter mode, in order to supply the gate of the MOSFETs at the high-voltage side of the low-voltage rectifier/ inverter [see M 1 in Fig. 2(b) ], a simple bootstrap is useless because the center point of the leg, i.e., V A , varies between the voltage of the low-side bus, i.e., V LBUS ), and −2 · V LBUS ; thus, the node is never attached to the ground. In order to solve this, a floating source was implemented to trigger the M 1 gate. Fig. 7 shows the prototype. It has two levels: The bottom level is the power stage, whereas the upper level contains the control, driver, and acquisition stages. The power stage has the two voltage sides at each side of the sink; in the middle is the planar transformer with the L r −C r filter to form the LLC. The second level uses four 2SD106AI Concept drivers and the Freescale 56F8037 DSP to control the system.
VI. MEASUREMENTS
Several measurements were taken in order to present the benefits of this rectifier/inverter prototype. The first set of measurements was presented above in Fig. 5 to validate the theoretical analysis.
A second set of measurements-an efficiency comparison of the CTR, in the direction from the high-voltage side to the low-voltage side, as a function of the frequency, where f 0 is 18.5 kHz (LLC behavior), with and without C aux -is represented in Fig. 8(a) . In Fig. 8(b) , the values of the diode reverse voltage for the two alternatives, i.e., with and without C aux , are presented at a reduced voltage level in the high side (50 V, not 200 V) to prevent any damage to the MOSFET/diodes. The advantages of using the C aux capacitor are clear. These measurements were taken by shifting the converter working frequency above and below the resonant frequency. Thus, two control modes can be used above and below resonance.
Furthermore, Fig. 9 shows the waveforms corresponding to the transformer when C aux is attached. It can be seen that the output current of the transformer [see Fig. 9(b) ] is almost the dc output current plus the fundamental current. This current is quite different from the diode current waveform [see Fig. 9(c)] , which corresponds to an HWR waveform. This measurement was performed with 80 A at the low-side port; thus, 20 A per winding is the offset of the winding current, as shown in Fig. 9(b) .
Measurements of the LLC output voltage (from the high side to the low side, or in charging mode) as a function of the operating frequency are shown in Fig. 10 , where f 0p is 18.5 kHz. The figure also presents the diode reverse voltage value using C aux = C 0 . These measurements were taken at the maximum power of the rectifier/inverter (2 kW per leg). 11 shows the input voltage and the diode reverse voltage of the CTR working as an inverter (from the low side to the high side, or in discharging mode) as a function of the frequency by keeping the output voltage constant at 200 V, where f 0s is 38 kHz. In this case, the converter transfers power from the low side to the high side. It can be seen that the MOSFETs never reach the maximum inverse voltage, but if a reduction is needed, a snubber circuit should be attached in parallel with the MOSFETs [20] , [21] . . 12 shows the efficiency of the converter as a function of the output power in the charging mode (power flow from the high side to the low side) when the high-side voltage is 200 V and the output load is fixed at 0.5 Ω. The efficiency of both the above-and below-resonance modes can be seen. Fig. 13 shows the efficiency when the converter transfers power from the low side to the high side. In this case, the low-side voltage is fixed at 40 V, and the output is fixed at 200 V. Measurements were obtained by varying the load resistance. For the charging process, the results indicate overall efficiency of 91%, and the rectifier efficiency plus the transformer is 95%. The working frequency at maximum voltage is 18.5 kHz, and the load resistor for the test at maximum power is 0.5 Ω. The input voltage and current values are 200 V and 20 A. For the discharging process, the maximum converter efficiency is 90% in the SRC mode. It can be noticed that the efficiency in both power directions is not very high; there are other converters that reach greater efficiency, such as [7] and [23] . The efficiency of this converter is not as high as in one that works in only one direction. This is because in one direction, the LLC should always work as a step-up converter in order to compensate for the voltage reduction that is due to the transformer turns ratio, and thus, efficiency is reduced compared with a common LLC. In the opposite direction, the SRC works in a step-down mode, but it has a low magnetizing inductance as a parasitic element, which decreases efficiency.
VII. CONCLUSION
Several types of rectifier/inverters have been compared through simulation and measurements. It was observed that modified center-tab rectifier/inverters obtain better efficiency and a reduction in the diode reverse voltage than the others when high currents are applied. A theoretical analysis of the modified topology was performed based on harmonic decomposition. This is the main contribution of this paper; this model was verified with simulation tests and experimental data with accurate results. As a consequence, an easy design procedure for this rectifier was presented based on the model. This paper shows the function of the auxiliary capacitor C aux based on the frequency response of the circuit in a clear way, i.e., a power loss reduction in the windings and a voltage spike reduction in the switches.
The modified center-tab topology has been tested in a bidirectional resonant dc-dc converter with wide low-side voltage variations; hence, a wide range of working frequencies is needed. Due to the wide input voltage, it can be attached to a supercapacitor bank. This converter acts as an LLC converter in the high to low direction (charging mode) and as an SRC in the discharging mode. Because of this bidirectional behavior with different kinds of converters (SRC and LLC), efficiency is reduced compared with a unidirectional LLC. In any case, the analyzed inverter/rectifier has increased its efficiency due to the modified center-tab topology, which means that this mixed topology can be used with quite good efficiency. Another alternative is to implement a CLLC converter, but this means an increase in the number of components and the introduction of a new element in the high-current side.
From everything that has been presented above, it can be concluded that the modified center-tab rectifier/inverter is a good option for high-current applications.
